



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Vuginia 22313-1450 www.uspto.gov

APPLICATION NO. FILING DATE FIRST NAMED INVENTOR ATTORNEY DOCKET NO. CONFIRMATION NO. 10/068,768 02/06/2002 Matthew S. Von Thun 02-0003 1496.00201 24319 7590 08/05/2003 LSI LOGIC CORPORATION **EXAMINER** 1621 BARBER LANE LE, DINH THANH MS: D-106 LEGAL MILPITAS, CA 95035 ART UNIT PAPER NUMBER

DATE MAILED: 08/05/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

•	Application No.	Applicant(s)
Office Action Summary	10/068,768	THUN ET AL.
	Examiner	Art Unit
	DINH T. LE	2816
The MAILING DATE of this communication Period for Reply	appears on the cover sheet w	vith the correspondence address
A SHORTENED STATUTORY PERIOD FOR RE THE MAILING DATE OF THIS COMMUNICATIO - Extensions of time may be available under the provisions of 37 CFI after SIX (6) MONTHS from the mailing date of this communication - If the period for reply specified above is less than thirty (30) days, a - If NO period for reply is specified above, the maximum statutory pe - Failure to reply within the set or extended period for reply will, by st - Any reply received by the Office later than three months after the m earmed patent term adjustment. See 37 CFR 1.704(b). Status	N. R 1.136(a). In no event, however, may a . I reply within the statutory minimum of thi riod will apply and will expire SIX (6) MO atute, cause the application to become A	reply be timely filed rty (30) days will be considered timely. NTHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).
1) Responsive to communication(s) filed on	<u>30 June 2003</u> .	
2a) ☐ This action is FINAL . 2b) ☑	This action is non-final.	
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.		
Disposition of Claims	doi Expuito Quayio, 1000 o	.5. 11, 100 5.5.216.
4) Claim(s) 1, 3-5, 7-11 & 13-20 is/are pendir	ng in the application.	
4a) Of the above claim(s) is/are withdrawn from consideration.		
5) Claim(s) is/are allowed.		
6)⊠ Claim(s) <u>1,3-5,7-11,13-18 and 20</u> is/are rejected.		
7)⊠ Claim(s) <u>19</u> is/are objected to.		
8) Claim(s) are subject to restriction and/or election requirement. Application Papers		
9) The specification is objected to by the Exam	niner.	
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.		
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).		
11)☐ The proposed drawing correction filed on is: a)☐ approved b)☐ disapproved by the Examiner.		
If approved, corrected drawings are required in reply to this Office action.		
12) The oath or declaration is objected to by the Examiner.		
Priority under 35 U.S.C. §§ 119 and 120		
13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).		
a)☐ All b)☐ Some * c)☐ None of:		
1. Certified copies of the priority documents have been received.		
2. Certified copies of the priority documents have been received in Application No		
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 		
14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).		
 a) ☐ The translation of the foreign language provisional application has been received. 15)☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121. 		
Attachment(s)		
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948 Information Disclosure Statement(s) (PTO-1449) Paper No) 5) Notice o	v Summary (PTO-413) Paper No(s) f Informal Patent Application (PTO-152)
S. Patent and Trademark Office		

Page 2

Art Unit: 2816

NON-FINAL REJECTION

Response to Applicant's Amendment

The newly found prior art neccessitaed a new ground of rejection as below:

Claim Rejections

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1, 3-5, 10, 11, 13 and 14, are rejected under 35 USC 103 (a) as being unpatentable over Lien (US 6,441,651) in view of Talaga, Jr. (US 5,942,921)..

Lien discloses in Figure 7 a source follower circuit (700) comprising a NMOS transistor (501) having a first gate (G) configured to receive an input voltage (Vin), a first drain (D) coupled to a first supply voltage (VCC), a first resistive element (701) having a first side coupled to a first source (S) of the NMOS transistor (501) and a second side configured to receive a second voltage (VSS). However, Lien does not disclose that the input voltage ranges from up to twice the first supply with respect to at the second supply voltage. Talaga, Jr. teaches a source follower in Figure 3 comprising the transistor (306) coupled to a resistor (308) and the transistor (306) is designed to range up to at least twice the power supply voltage without causing the

Application/Control Number: 10/068,768

Art Unit: 2816

transistor failure so that the transistor can handle the input voltage which exceeds the supply voltage without requirement that a higher power supply voltage will be provided, see column 2, lines 1-6 and column 3, lines 25-33. It would have been obvious to a person having skill in the art at the time the invention was made to modify the transistor of Lien to handle the input voltage up twice the supply voltage taught by Talaga, Jr. for the purpose of handling the higher input voltage without the requirement that a higher power supply voltage will be provided.

Note that the maximum voltage drop across the gate oxide of the modified transistor of Lien would not exceed a difference between the supply voltage (VCC) and the second supply voltage (ground). For example, suppose that the VCC is equal to 3V, then the maximum input voltage VIN would be equal to 6V. Therefore, the maximum gate oxide voltage would be equal to 6V-3V=3V. Also, electing the NMOS transistor or the native NMOS device would be obvious and considered to be a matter of design expedient for an engineer since both the transistor perform an equivalent function of a switch.

Claims 1, 3-5, 7-11, 13-17 and 20 are rejected under 35 USC 103 (a) as being unpatentable over Ito et al (US 5,218,247) in view of Lien US 6,441,651) and furthering view of Talaga, Jr. (US 5,942,921).

Ito et al discloses in Figure 3 a source follower circuit comprising a PMOS transistor (13) coupled to a first resistor (15) and a NMOS transistor (14) coupled to a second resistor (14). Wherein the sources of the transistors (13, 14) are coupled to the output terminal (34). However, Ito et al does not disclose that the transistors are the gate oxide and the input voltage ranges up to twice the supply voltage (VDD). Lien teaches in Figure 7 a source follower circuit

Application/Control Number: 10/068,768

Art Unit: 2816

comprising a gate oxide transistor (501) for minimizing the voltage across the gate oxide, column 1, lines 35-37 but does not disclose that the input voltage ranges up to twice the supply voltage. Talaga, Jr. (Talaga) teaches a source follower circuit in Figure 3 comprising a transistor (406) and resistor (408), and the transistor (406) is configured to have the input voltage VIN ranges up to at least twice the power supply voltage (VCC), column 3, lines 25-33, so that the transistor can handle the input voltage higher than the supply voltage without replacing the higher supply voltage. It would have been obvious to a person having skill in the art at the time the invention was made to employ the transistors taught by Line and Talaga in the circuit of Ito et al. for the purpose of minimizing the gate oxide voltage and handling the input voltage higher than the power supply voltage without replacing the supply voltage with a higher supply voltage.

Claim 18 is rejected under 35 USC 103 (a) as being unpatentable over Goto et al (US 4,760,287) in view of Lien (US 6,441,651) and further in view of Talaga, Jr. (US 5,942,921).

Goto et al discloses in Figure 12 a cascaded source follower circuit comprising a first transistor (34) coupled to a first current source (resistor 53) and a second transistor (44) coupled to a second current source (resistor 54) but does not disclose that the transistors are the gate oxide and the input voltage ranges up twice the supply voltage (VDD). Lien teaches in Figure 7 a source follower circuit comprising a gate oxide transistor (501) for minimizing the voltage across the gate oxide, column 1, lines 35-37, but does not disclose that the input voltage ranges up to twice the supply voltage. Talaga, Jr. (Talaga) teaches a source follower circuit in Figure 3 a source follower circuit comprising a transistor (406) and resistor (408); wherein the transistor (406) is configured to have the input voltage VIN ranges up to at least twice the power supply

Application/Control Number: 10/068,768

Art Unit: 2816

voltage (VCC), column 3, lines 25-33, so that the transistor can handle the input voltage higher

Page 5

than the supply voltage without replacing the supply voltage with a higher supply voltage. It

would have been obvious to a person having skill in the art at the time the invention was made to

employ the transistors taught by Lien and Talaga in the circuit of Ito et al. for the purpose of

minimizing the gate oxide voltage and handling the input voltage higher than the power supply

without replacing the supply voltage with a higher supply voltage.

Allowable Subject Matter

Claim 19 would be allowable if rewritten to overcome the rejection(s) under 35

U.S.C. 112, second paragraph, set forth in this Office action and to include all of the limitations

of the base claim and any intervening claims.

The claim would be allowable because the prior art does not disclose the multiplexer.

Response to Applicant's Arguments

The applicant argues that Lien does not disclose the input voltage of the transistor ranges

up to twice the supply voltage. The argument is persuasive. However, this limitation is disclosed

in the Talaga, Jr. reference as discussed above.

Conclusion

Application/Control Number: 10/068,768 Page 6

Art Unit: 2816

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Examiner Dinh Le whose telephone number is (703) 305-3790. The examiner can normally be reached on Monday to Friday from 7:00 A.M.to 5:00 P.M..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tim Callahan, can be reached on (703) 308-4876. The fax phone number for this Group is (703) 308-7725.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Group receptionist whose telephone number is (703) 308-0956.

Primary Examiner